

Abstract of the Disclosure

An integrated circuit includes an alignment circuit. The alignment circuit includes a plurality of shift registers that are configured based on training bits transmitted to the integrated circuit via a parallel bus. After the shift registers are
5 configured, the alignment circuit automatically aligns the data bits transmitted to the integrated circuit when the data bits are misaligned by one or more bit time intervals during transmission on the parallel bus.

10

"Express Mail" mailing label number: EL873859684US

Date of Deposit: September 26, 2001

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.